October 24, 2003

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/631,842 07/31/03

Chia-Ta Hsieh

A METHOD TO FORM SELF-ALIGNED FLOATING GATE TO DIFFUSION STRUCTURES IN FLASH

Grp. Art Unit:

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October $\Im \gamma$, 2003.

Stephen B. Ackexman, Reg.# 37761

Signature/Date

- U.S. Patent 6,403,494 to Chu et al., "Method of Forming a Floating Gate Self-Aligned to STI on EEPROM," discloses a method of forming a split-gate flash memory cell with the floating gate self-aligned to the shallow trench isolation (STI).
- U.S. Patent 6,358,796 to Lin et al., "Method to Fabricate a Non-Smiling Effect Structure in Split-Gate Flash with Self-Aligned Isolation," teaches a method to fabricate a split-gate flash memory cell with self-aligned STI without the intrusion of a smiling gap.
- U.S. Patent 6,245,685 to Sung et al., "Method for Forming a Square Oxide Structure or a Square Floating Gate Structure Without Rounding Effect," discloses a method for forming a square oxide structure or a square floating gate structure without rounding of corners.
- U.S. Patent 5,688,705 to Bergemont, "Method for Reducing the Spacing Between the Horizontally Adjacent Floating Gates of a Flash EPROM Array," discloses a method for reducing the spacing between adjacent floating gates of flash memory arrays.

TSMC-02-228

U.S. Patent 5,330,938 to Camerlenghi, "Method of Making Non-Volatile Split Gate EPROM Memory Cell and Self-Aligned Field Insulation," discloses a method of making a non-volatile split-gate EEPROM cell with self aligned field insulation.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

10-41

)													Coche (Namire (200		all 21	041 =			
/ PIRFORMATION DISCLOSURE CITATION IT													TSMC.		28			842			
200	IN AN APPLICATION (Use several showls if necessary)													Chia-la Hsieh							
12 2 3 70C	(Už	<u>.</u>	V 01	'al s	hou	ts ii	na	essary)						07/31	[31 [03]					
U. S. PATENT DOCUMENTS																					
STEWNSHIP IN	00							DATE						NAME .		CLASS		MUNCULE AUNO DA		DATE	
	6	403494			6/11	02	C	Chu et			- al.		438		719 8/14/0		100				
	6	03587963/19/02				Lin et al.					438		257	4/15/99							
			2456856/12/01 Sung						_e	tal.	438		719	9/1/99							
	5	5688705				11/18	197		Bergen			nont		437		43 8/21		1/96			
	5	3	3	0	9	3	8	7/19	194		Cai	m e	2	lengh	<u>``</u>	437	2	57	6/1	8/93	
														••							
								·													
	ــــــ	٠	<u> </u>	·l	1	1.	·	!		FO	REIG	NF	TA	ENT DO	CUMENTS	·		<u></u>			
	DOCUMENT NUMBER						•	OAT	E		COUNTRY				cuss	;	SUBCLASS	YES	noll CM		
_							(
OTHER DOCUMENTS (Including Author, Title, Date, Pertinera Pages, Etc.)														:.)							
		_																		· · · · · · · · · · · · · · · · · · ·	
·		1		-			-														
	-	+							·	·····	· · · · · ·				·	· · · · · · · · · · · · · · · · · · ·				···	
EXAMMER		L		_	_	-	-						7	DATE CONK	NERED		y				
																		····			
EXAMINE	R: Ic	niu	ıl i	ſ ci	lali	on	co	nsider	∞d, w	bcu	xr or n	olc	itatio	n is in ∞n	lormance wi	ш МРЕР	2 6	609; Draw l	ine throu	ch	

citation if not in conformance and not considered. Include copy of this form with next communication to the applicant